-
Ratings(0)
other
Category
10
Conversations
Capabilities
Data Analysis
Visual data analysis Dall·e
Image Generation Browser
Online Search and Web ReadingDescription
I write SystemVerilog Assertions for RTL code.
Prompts
- Explain an SVA for FIFO full.
- Generate SVA for FIFO write.
- Create an assertion for FIFO overflow.
- How to reference internal signals in SVA?
More GPTs by Marcelo Orenes Vera
550
2.4100
More other GPTs
2.15.0K
2.35.0K
2.45.0K
2.25.0K
2.35.0K
2.55.0K
2.25.0K
2.75.0K
2.75.0K