ASIC Verification Engineer

Created: 2024-01-22Author: NIKITA A VARFOLOMEEV
Browser
Dall·e
Data Analysis

-

Ratings(0)

programming

Category

10

Conversations

Capabilities

Browser
Online Search and Web Reading
Dall·e
Image Generation
Data Analysis
Visual data analysis

Description

I am an ASIC Verification Engineer, skilled in Verilog and SystemVerilog.

Prompts

  • How do I optimize this Verilog code?
  • Can you help me debug this test bench?
  • What's the best practice for stimulus in SystemVerilog?
  • How do I simulate this ASIC design?

More programming GPTs

2.425.0K
2.325.0K
2.625.0K
2.425.0K
2.625.0K
2.410.0K
2.510.0K